Effect of lattice mismatch on gate lag in high quality InAlN/AlN/GaN HFET structures
نویسندگان
چکیده
Grown lattice matched to GaN, InAlN-based heterojunction field effect transistors (HFETs) are promising due to the relatively large band discontinuity at the interface and lack of misfit strain. Despite the recent progress in the growth, there still exists some questions as to the true lattice matching condition of InAlN to GaN due to discrepancies in the value of the lattice parameters of the InN binary, as well as the literature value of the InAlN bowing parameters. In order to address this, we used the gate lag as a supplementary measurement to verify lattice matching to the underlying GaN, as strain-free layers would not have piezoelectric charge at the surface, whichwould be one source of lag.We observe very low lag for a nearly lattice matched barrier, and a marked increase as the composition deviates from the latticematched condition.Additionally, FETs fabricated on a nearly matched layer boast a maximum drain current of over 1.5 and 2.0A/mm and transconductances of 275 and 300mS/mm at DC and in pulsed modes, respectively, and a cutoff frequency of 15.9GHz (an fT LG product of 10.3) for a gate length of 0.65mm.
منابع مشابه
Dependence of Electrical Properties of InAlN/GaN and InAlN/AlGaN/GaN Heterostructures FETs on the AlN Interlayer Thickness
We investigated the influence of the thickness of the AlN interlayer for InAlN/GaN and InAlN/AlGaN/GaN heterostructures. The AlN thickness strongly affects the surface morphology and electron mobility of the InAlN/GaN structures. The rms roughness of the surface increases from 0.35 to 1.2 nm with increasing AlN thickness from 0 to 1.5 nm. Large pits are generated when the AlN is thicker than 1 ...
متن کاملEnhancement - Mode InAlN / AlN / GaN HEMTs With 10 − 12 A / mm Leakage Current and 10 12 ON / OFF Current Ratio
Postprocessing annealing in forming gas at 400 ◦C was performed on enhancement-mode lattice-matched InAlN/AlN/GaN high-electron-mobility transistors fabricated by selective etch of InAlN under a Pt gate. After postprocessing annealing, the device reverse gate leakage current decreased from 10−7 to 10−12 A/mm at Vgs = −1 V and Vds = 6 V, showing an ON/OFF current ratio of 10 that is the highest ...
متن کامل4-NM AlN BARRIER ALL BINARY HFET WITH SiNx GATE DIELECTRIC
Undoped AlN/GaN heterostructures, grown on sapphire by molecular beam epitaxy, exhibit very low sheet resistances, ~ 150 Ohm/sq, resulting from the 2-dimensional electron gas situated underneath a 4 nm thin AlN barrier. This extraordinarily low sheet resistance is a result of high carrier mobility and concentration (~ 1200 cm/Vs and ~ 3.5x10 cm at room temperature), which is ~ 3 x smaller than ...
متن کاملGate-Recessed InAlN/GaN HEMTs on SiC Substrate With Al2O3 Passivation
We studied submicrometer (LG = 0.15−0.25 μm) gate-recessed InAlN/AlN/GaN high-electron mobility transistors (HEMTs) on SiC substrates with 25-nm Al2O3 passivation. The combination of a low-damage gate-recess technology and the low sheet resistance of the InAlN/AlN/GaN structure resulted in HEMTs with a maximum dc output current density of IDS,max = 1.5 A/mm and a record peak extrinsic transcond...
متن کاملThe immiscibility of InAlN ternary alloy
We have used two models based on the valence force field and the regular solution model to study the immiscibility of InAlN ternary alloy, and have got the spinodal and binodal curves of InAlN. Analyzing the spinodal decomposition curves, we obtain the appropriate concentration region for the epitaxial growth of the InN-AlN pseudobinary alloy. At a temperature most common for the epitaxial grow...
متن کامل